




ZAJ/Z8P/Z8PA SYSTEM BLOCK DIAGRAM







BQ24737RGRR Battery Charger P22	RT8231BGQW +1.35VSUS P25
SY8286 & SY8288 +3VPCU/+5VPCU P23	G5719CTB1U G5719CTB1U G9661MF11U
M5671RE1U +1.05V P24	+1.8V_S5 / +1.24VSUS/+1.5V P28
ISL95859HRTZ-T +VCCGI / +VNN P26~27	Thermal Protection Discharger P29






 <div> Quanta Computer Inc. PROJECT : ZAJ </div>		Rev. 3
Size	Document Number	
BXTP (PCIe/USB/SATA/SPI)		
Date:	Tuesday, March 21, 2017	Sheet 3 of 34






HW strap ID	Strap pin Description
Board_ID0	0 = w/o type C 1 = w/ type C
Board_ID1	0 = with EMMC 1 = without EMMC <HDD only>
Board_ID2	0 = SATA SSD 1 = PCIE SSD
Board_ID3	0 = none G sensor 1 = G sensor
Board_ID4	0 = none TPM 1 = TPM
Board_ID5	0 = EJ HDD 1 = Cloud book SSD
Board_ID6	0 = EJ SSD 1 = Cloud book N/A
Board_ID7	0 = EJ series 1 = Cloud book
Board_ID8	0 = UMA 1 = GPU
RAM_ID0	0 = Single channel (A only) 1 = Dual channel (A & B)
RAM_ID1	0 = Channel A 2GB 1 = Channel A 4GB
RAM_ID2	0 = Channel B 2GB 1 = Channel B 4GB



RAM_ID5	RAM_ID4	RAM_ID3	Vender	Quanta PN	Description
0	0	0	Miron-2GB	AKD5JG8TL08	IC: SDRAM (96P) MT41K256M16HA-125:E STNBSQ
0	0	1	Miron-2GB	AKD5JG8TL12	IC: SDRAM (96P) MT41K256M16TW-107:P STNBSQ
0	1	0	Hynix-2GB	AKD5JG8TW29	IC: SDRAM (96P) H5TC4G63EPR-PBA (FBGA) STNBSQ
0	1	1	Samsung-2GB	AKD5J00T504	IC: SDRAM (96P) K4B4G1646E-BYK0 (FBGA) STNBSQ

eMMC_ID1	eMMC_ID0	Vender
0	0	Samsung 32/64GB
0	1	Hynix 32/64GB
1	0	Kingston 32/64GB

Quanta Computer Inc.
PROJECT : ZAJ
Size : Document Number : BXTTP (EMMC/LPC/SMB/ISH)
Date : Tuesday, March 21, 2017 Sheet : 5 of 34



PLTRST# Buffer

SMBus(PCH)

APL S5

DDR_GS/S0


EC reset RTC


THERMALTRIP#


RTC Clock 32.768KHz (CPU)

Trace length < 1000 mils

RTC Circuitry (RTC)











HARDWARE STRAPS


Follw APL WoW36 :
Enable boot from SPI
GPIO_43=0;GPIO_44=1




Hardware Strap	Strap Description
GPIO_36	VCC_1P24V_1P35V_A voltage select 0 = 1.24V 1 = 1.35V
GPIO_39	Enable CSE(TXE3.0) ROM Bypass 0 = Disable bypass 1 = Enable Bypass
GPIO_43	Allow eMMC as a boot source 0 = Disable 1 = Enable
GPIO_44	Allow SPI as a boot source 0 = Disable 1 = Enable
GPIO_47	Force DNX FW Load 0 = Do not force 1 = Force
GPIO_78	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V 1=buffers set to 1.8V
GPIO_88	PMU 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode
GPIO_92	SMBus No Re-Boot 0 = Disable (default) 1 = Enable
GPIO_110	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode
GPIO_111	Boot BIOS Strap 0 = Boot from SPI 1 = Do not boot from SPI
GPIO_120	Top swap override 0 = Disable 1 = Enable

BYTE0_0-7
BYTE1_8-15BYTE2_16-23
BYTE3_24-31BYTE7_56-63
BYTE5_40-47BYTE4_32-39
BYTE6_48-55

DE-CAPS FOR MEMORY CHANNEL A




VTT TERMINATIONS



Follow APL WoW37 : Memory Down
ODT single on DRAM side is pulled up to VDDQ

VREF_CA-DQ CIRCUIT



BYTE0_0-7

BYTE2_16-23

BYTE1_8-15


BYTE3_24-31

BYTE5_40-47


BYTE7_56-63

BYTE6_48-55


BYTE4_32-39




DE-CAPS FOR MEMORY CHANNEL B




VTT TERMINATIONS





VREF_CA-DQ CIRCUIT






OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode




The PTN3366 supports four level equalization settings based on binary input pins EQ0 and EQ1.

Table 5. Equalizer settings

Inputs	EQ0	Equalization for 3 Gbit/s
short to GND	short to GND	0 dB
short to GND	short to V _{DD}	2 dB
short to V _{DD}	short to GND	4 dB
short to V _{DD}	short to V _{DD}	6 dB






GMT:AL005250003
BCD:AL002802002




EMI

Hall Sensor (HSR)







Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker




Codec PWR 1.5V(ADO)







Transformer



2.5" SATA HDD (HDD)





USB ODD Bridge (ODD)




M.2 PCPIE & SATA SSD (NGF)


TPM NPCT650 (TPM)






NGFF_M.2 WiFi & BT (NGF)

17





 Quanta Computer Inc.	
PROJECT : ZAJ	
Size	Document Number
NGFF WiFi & BT	
Date: Tuesday, March 21, 2017	Sheet 17 of 34
Rev 3A	

USB 3.0 (UB3)




USB 2.0 (UB2)




Stitch cap (EMC)

USB 2.0/LED/AUDIO JACK DB (UB2)



HOLE(OTH)



USB TYPE-C (UB3)

trace width : 150 mils

Vendor suggest input cap 120u

TPS25810 Port	CC1	CC2	OUT	VCONN On CC1 or CC2	POLb	UFPb	AUDIOb	DEBUGb
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z

CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

trace width : 150 mils

TPS25810 Port	CC1	CC2	OUT	VCONN On CC1 or CC2	POLb	UFPb	AUDIOb	DEBUGb
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z

CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

Amazing : BC104508Z00
PJT : BC605S8QZ00
INPAQ : BC38109LZ00

Quanta Computer Inc.
PROJECT : ZAJ

Size Document Number
USB_Type C_25810

Date: Tuesday, March 21, 2017 Sheet 20 of 34

USB TYPE-C (UB3)

trace width : 150 mils

Vendor suggest input cap 120u

USB TYPE-C (UB3)

trace width : 150 mils

Vendor suggest input cap 120u

The schematic shows a USB Type-C port connected to a power management IC (U3). The IC has multiple pins for IN1#1, IN1#2, AUX, EN, CHG, CHG_HI, REF, REF_RTN, GND#1, OUT#2, OUT#1, CC1, CC2, FAULT, LD_DET, UFP, POL, AUDIO, DEBUG, and PwPd. It is powered by +5V_S5 through C394, C53, and C52. The output is regulated to +TYPEC_VBUS_C through C42, C43, and C44. A fault detection network (R69-R78) monitors the status. A table titled "TPS25810 Response" provides logic levels for various conditions. Another table lists CHG, CHG_HI, CC Capability Broadcast, Current Limit, and Load Detect Threshold values.

TPS25810 Port	CC1	CC2	OUT	VCONN On CC1 or CC2	POLb	UFPb	AUDIOb	DEBUGb
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z

CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A


trace width : 150 mils

This section details the physical implementation of the USB Type-C port. It includes ESD protection diodes (ESD1, ESD2), capacitors (C340-C344), and a detailed connector pinout for USB3_1 TXP/TXN/RXP/RXN, USB3_2 TXP/TXN/RXP/RXN, USBP+, USBP-, and VBUS. The connector is labeled as TPC@AZ1045-08F.R7G. A note indicates "Close to connector" for the VBUS connection.

Amazing : BC104508Z00
PJT : BC605S8QZ00
INPAQ : BC38109LZ00

*TPC@AUSB0181-P101A

Quanta Computer Inc.
PROJECT : ZAJ
USB_Type C_25810
Date: Tuesday, March 21, 2017 Sheet 20 of 34



USB TYPE-C (UB3)

trace width : 150 mils

Vendor suggest input cap 120u

USB TYPE-C (UB3)

trace width : 150 mils

Vendor suggest input cap 120u

USB TYPE-C (UB3)

trace width : 150 mils

Vendor suggest input cap 120u

The schematic shows a USB Type-C port connected to a power management IC U3 (TPS25810RVC). The IC has multiple pins for IN1#1, IN1#2, AUX, EN, CHG, CHG_HI, REF, REF_RTN, GND#1, OUT#2, OUT#1, CC1, CC2, FAULT, LD_DET, UFP, POL, AUDIO, DEBUG, and PwPd. It is powered by +5V_S5 through C394 (TPC@100u/6.3V 12), C53 (TPC@10u/6.3V 4), and C52 (TPC@10u/6.3V 4). The output is connected to +TYPEPEC_VBUS_C through C42 (TPC@10u/6.3V 4), C54 (TPC@100p/50V 4), and C43 (TPC@100p/50V 4). A fault pin is connected to EMI. A connector [21] EC_TypeC_EN is connected to EN through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4).

TPS25810 Port	CC1	CC2	OUT	VCONN On CC1 or CC2	POLb	UFPb	AUDIOb	DEBUGb
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z


trace width : 150 mils

The schematic shows a USB Type-C port connected to a power management IC U3 (TPS25810RVC). The IC has multiple pins for IN1#1, IN1#2, AUX, EN, CHG, CHG_HI, REF, REF_RTN, GND#1, OUT#2, OUT#1, CC1, CC2, FAULT, LD_DET, UFP, POL, AUDIO, DEBUG, and PwPd. It is powered by +5V_S5 through C394 (TPC@100u/6.3V 12), C53 (TPC@10u/6.3V 4), and C52 (TPC@10u/6.3V 4). The output is connected to +TYPEPEC_VBUS_C through C42 (TPC@10u/6.3V 4), C54 (TPC@100p/50V 4), and C43 (TPC@100p/50V 4). A fault pin is connected to EMI. A connector [21] EC_TypeC_EN is connected to EN through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4). A connector [21] EC_TypeC_CHG_HI is connected to CHG_HI through R49 (*S 4).


CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

Amazing : BC104508Z00
PJT : BC605S8QZ00
INPAQ : BC38109LZ00



Quanta Computer Inc.
PROJECT : ZAJ
Size Document Number Rev
USB_Type C_25810 3A
Date: Tuesday, March 21, 2017 Sheet 20 of 34

[illegible]


EC(KBC)




PU/PD (KBC)




Battery Disable (FSW)




SPI ROM(KBC)




Power_Auto_Recovery



HWPG(KBC)



Double Check ADP-IN Connector with ME








	SRP / SRN	
	4-Cells	Others
bq24707A	0 / 0	10 / 7.5
bq24737	10 / 7.5	10 / 7.5


REGN MAX voltage 6.5V
 $V_{ILIM}=20 \cdot (VSRP-VSRN)=20 \cdot I_{chg} \cdot R_{sr}$
 $=0.793V$ for 3.965A current limit

```
Pin10  ILIM=0.793V
Rsr = 0.01ohm
```

Do Not add test pad on LDO pin







Quanta Computer Inc.

PROJECT :

Size	Document Number	Rev
	DDR3L (RT8231BGQW)	3A
Date:	Tuesday, March 21, 2017	Sheet 25 of 34

```
SVID_CLK      : UP:85 ohm   Series:95 ohm
SVID_ALERT    : UP:68 ohm   Series:220 ohm
SVID_DATA     : UP:170 ohm  Series:20 ohm
```

IMVP8 VR Controller

Rail A (1 phase) : +VCCGI
Rail C (1 phase) : +VNN

Cloud book	P/N	Description
PR14	CS16342FB17	RES CHIP 634 (1/16W +-1%0402)
PC86	CH3226K1B00	CAP CHIP 0.022U 50V(+/-10%,X7R,0402)
PR111	CS12322FB09	RES CHIP 232 1/16W +-1%(0402)
PC90	CH3683K9B00	CAP CHIP 0.068U 16V(+/-10%,X5R,0402)

Check VR Sequence

TP30

ISL95857_P

Double Check Rail B Non-Usage Pin

APL VR (1+1 Phase)

+VCCGI

Icc Max : 21A
Icc TDC : 18A
Vboot : 0V
OCP : 25A
Fsw : 750KHZ


VCCGI L/L :

R_DC_LL : 6mV/A
R_AC_LL : 6mV/A


+VNN

Icc Max : 4.8A
Icc TDC : N/A
Vboot : 1.05V
OCP : 8A
Fsw : 750KHZ

VCCGI






VNN






ZHP change +1.8V_S5 PG pull up to +3V_S5




[23] VL
 [12,22,23,25,26,27,30] +VIN
 [4,5,6,12,13,14,15,16,17,18,21,23,24,25,26,28] +3V
 [12,13,14,16,18,23] +5V
 [12,13,28] +1.8V

Thermal Protection

- (1) Need fine tune for thermal protect point
- (2) Note placement position TEMP=85C





+5V PU High R= 220 ohm for Bo-Bo sound issue.




Quanta Computer Inc.

PROJECT :








Power plane	Description	S0	S3	S5
+VIN	Adaptor power supply	ON	ON	ON
+VCC_VCCGI	Variable voltage supply to CPU and Graphics Core and ISP logic	ON	OFF	OFF
+VNN	Variable voltage supply to other (non core) logic	ON	OFF	OFF
+1.05V	Fixed voltage rail for SRAM,I/O,internal Logic	ON	OFF	OFF
+1.24V_S5	Fixed voltage rail for SoC L2/ Audio & ISH I/O Logic and PLLs MPHY Logic/ USB2-I/O/MIPI I/Os	ON	ON	ON
+1.8V_S5	Fixed voltage rail for all GPIOs	ON	ON	ON
+1.35VSUS	Fixed voltage rail for DDR3L IO	ON	ON	OFF
+3V_RTC	Fixed Voltage rail for RTC (Real Time Clock)	ON	ON	ON
+1.8V	1.8V S0 power rail	ON	OFF	OFF
+1.5V	1.5V S0 power rail	ON	OFF	OFF
+5VPCU	5V always on power rail	ON	ON	ON
+5V_S5	5V S5 power rail	ON	ON	ON
+5V	5V S0 power rail	ON	OFF	OFF
+3VPCU	3V always on power rail	ON	ON	ON
+3V_S5	3V S5 power rail	ON	ON	ON
+3V	3V S0 power rail	ON	OFF	OFF

Model	Date	CHANGE LIST
ZAJ REV.D	02/10	1.Change 0 ohm to shortpad : R403,R404,R405,R406,R407,R408,R409,R410,R104,R113,R108,R115,R99,R402,R167,R165,R161,R158,R157,R153,R270,R271,R272,R273,R247 2.Un-stuff R380/R464 (debug card circuit)
	02/18	1.Unstuff SW3 2.Update SW2 FP to "sw-ds-a40e-4p-smt" by SMT request 3.Update CN2 FP to "sdcard-156-1001902602-11p-smt" by SMT request 4.Update CN9 FP to "ngtf-apci0076-p001a-75p-ke-smt" by SMT request



PROJECT : ZAJ

Change list

DOC NO.

PROJECT MODEL : ZAJ

PART NUMBER:

APPROVED BY:

DRAWING BY:

DATE:

REVISION:

Quanta Confidential